Multilevel Inverters (MLIs) are becoming more and more popular in medium and high power applications. This is due to several inherent advantages of MLI over two-level inverters such as high-quality output, lower device ratings, and several others. While the classical topologies are still having applications in most of the key areas, there is a growing interest in newer multilevel topologies with an objective of reducing power semiconductor device count, gate drivers and/or isolated DC sources. In this paper, a comprehensive review of some of the recently proposed newer multilevel inverter topologies with the abovementioned objectives is presented. In this article, a detailed investigation in terms of total power semiconductor switch count, number of DC sources, passive component requirement, highest switch voltage rating, total standing voltage etc. has been presented.
I. INTRODUCTION
DC-AC power conversion has now become a key technology in the areas of generation, transmission, distribution and utilization of electric energy. To serve this purpose of modern setup, DC-AC converters ('inverters') are playing an important role in various key areas such as HVDC power transmission, static VAR compensators, electric drives, Flexible AC Transmission Systems (FACTS), renewable energy integration (such as solar PV, DFIG and variable speed wind turbine system, fuel cells) and electric vehicle/hybrid electric vehicles. Based on the nature of output waveform, inverters are classified as: two level or square wave inverters, quasisquare wave inverters, two-level PWM inverters and multilevel inverters (MLIs). The major problem associated with two level square wave and PWM inverters is that for medium and high power level system, they require devices of high power rating which is many times not available and hence to serve the purpose many devices need to be connected in series/parallel strings to obtain the required voltage/current capacity. Another problem with these inverters is the poor power quality output and filtering requirements before the load. The multilevel inverter (MLI) structure is introduced The associate editor coordinating the review of this manuscript and approving it for publication was Yijie Wang .
as an alternative for such power levels. Basic concept of MLI is that it uses several DC sources along with several low rated power semiconductor switches for synthesizing a stepped voltage waveform for achieving higher power levels. Various energy sources such as batteries, capacitors, fuel cells, solar PV panels can be used for the purpose of multiple input DC sources. Power switches are then controlled using suitable algorithms so as to add all these multiple DC sources to achieve high output voltage, while at the same time the voltage blocking of each controlled switch depends on the sum of DC sources connected to it at any instant. This reduces the voltage stress on each controlled switch as compared to operating voltage.
A. MULTILEVEL DC-AC CONVERSION AND CLASSICAL TOPOLOGIES
Over the past three decades, multilevel inverters [1] - [9] have attracted wide interest both in the scientific community and in the industry. The reason for the increased interest is that the multilevel inverters are a viable technology to implement controlled rotational movement in drives and maintain power quality in high-power applications. Multilevel structures are basically an array of controlled power semiconductor devices, along with uncontrolled devices and passive elements like capacitor and inductor, designed and implemented to VOLUME 8, 2020 This work is licensed under a Creative Commons Attribution 4.0 License. For more information, see http://creativecommons.org/licenses/by/4.0/ synthesize the multilevel waveform with variable amplitude, phase and frequency, utilizing complex circuit structures and control strategies but with more degrees of freedom, as compared to a basic two level inverter, to improve power conversion, especially in the area of power quality, control and efficiency.
With the advent of new semiconductor materials and new devices, multilevel inverters are currently an important industrial solutions for dynamic performance and power quality areas covering a wide power range. The key reasons behind this ability are: i. MLIs have modular structure. ii. Higher voltage and current capabilities due to modularity. iii. Reduced voltage derivatives on semiconductor switches due to division of voltage stress across switches at different levels. iv. Lower or no common mode voltages in electric drives and solar PV applications by using appropriate switching methods. v. Competent power quality performance (low THD output) due to multiple level output waveform. vi. Capability of transformerless operation. vii. Higher efficiency levels due to switching at fundamental frequency and thus reducing switching and conduction losses. viii. Fault tolerant operation using suitable control schemes and utilizing multiple redundant switching states. Due to these abilities, multilevel structures have impacted several key areas of industrial applications, such as, medium and high power drives like electric traction, e-vehicles, ship propulsion drive, rolling mills, high power conveyors to name a few, power quality applications like Static VAr compensation, electrical transmission systems like HVDC and EHVAC systems, energy conversion systems with grid integration like photovoltaic conversion system, wind energy conversion system etc.
Since the beginning of the concept of multilevel inverters around three decades ago, various topologies [3] , [8] , [9] for multilevel structure have been proposed in the literature. Out of all these topologies, the basic, most known and established topologies which have found their way to industries are:
i Cascaded H-Bridge (CHB) [3] , [10] - [14] . ii Neutral Point Clamped (NPC) or Diode Clamped [15] - [17] . iii Flying capacitor (FC) [18] - [20] . Out of these basic topologies or 'classical topologies', first two are single DC source requirement based while last one is a multiple DC sources requirement based topology. Other topologies which have been proposed in the literature so far are basically derived topologies from these basic topologies or hybrid of them.
One of the most desirable properties of multilevel structure is modular structure or modularity. So when taken into consideration this property of multilevel inverters, CHB presents an exact modular structure as compared to NPC or FC topology when going to higher number of levels. Practically, NPC and FC topologies are feasible up to 5-levels only, beyond that, their structure becomes so complex and also the device count of different ratings increases so much that it becomes almost impractical and tedious to implement these two topologies. On the other hand, for higher levels, CHB is the best solution so far due to requirement of devices of same power rating. But CHB suffers a major disadvantage of requirement of too many power semiconductor devices and independent DC sources for synthesizing higher number of levels and also complex control strategies for inverter control [14] .
B. APPLICATION ORIENTED NEW MULTILEVEL TOPOLOGIES
The problems associated with the classical topologies have been discussed above, hence academia and research have gone for new multilevel topologies. But still none of the topologies can be claimed to be absolutely advantageous. Most of them are application oriented and are intended to serve some particular application. Some topologies are best suited for some application while others are not at all suitable for that application. Some of these contributions are discussed in this subsection.
Ebrahimi et al. [21] presented a Multilevel Module (MLM) based multilevel inverter for high power quality applications which utilizes combination of both unidirectional and bidirectional switches of different ratings and requires considerable number of DC sources along with reduction in power losses for same number of levels. Buticchi et al. [22] have presented a single phase transformerless grid connected multilevel inverter topology for photovoltaic system which is based on two cascaded two-full bridges with different DC link voltages and one bridge supplied with flying capacitor. Converter is switched suitably so as to improve efficiency, reduce common mode voltage, harmonics and ground leakage current. Manjrekar and Lipo [23] have presented application of hybrid MLI for a 500 hp induction motor drive and has also investigated capacitor voltage balancing, design optimization and harmonic analysis of output waveform. Glinka and Marquardt [24] and Glinka [27] presented a new single DC source based multilevel topology, through his patent in Germany, known as 'Modular Multilevel Converter (MMC)', and presented its main application in HVDC back to back transmission system and traction system.
A new configuration of MLI for high voltage applications has been presented by Ebrahimi et al. [28] . This structure has not only reduced the number of switches but also the full bridge converters used in the topology are operating at low voltage and thus eliminating the requirement of high voltage switches for H-bridge and thus extending the application of proposed converter for high voltage applications. Lezana et al. [29] presented a reduced cell cascaded multilevel converter with reduced single phase rectifier at input and H-bridge at output with the purpose of motoring and problem free regenerative mode (for downhill conveyors) while effectively controlling the waveform of input current and of the output voltage. To optimize the performance of voltage source converters in terms of magnitude of semiconductor losses and converter footprint, Adam et al. [30] have proposed a hybrid cascaded converter for HVDC system with DC short circuit proof feature, which is essential for a high integrity multi-terminal HVDC grid with details of modulation strategy and capacitor voltage balancing.
To increase the power rating of a Voltage Source Converter (VSC), Laka et al. [31] have presented a new VSC topology with high power handling capacity over a standard three-phase VSC. The proposed converter has interconnected three three-phase converters with 3L-NPC using two Zero Sequence Blocking Transformers (ZSBT) to avoid undesirable overcurrent. The main advantage of this topology is that its power rating has increased three times as compared to a standard three phase converter by using low VA rating magnetic components. To utilize the transformerless operation advantage of MLI, Du et al. [32] have shown the implementation of cascaded multilevel boost inverter for the application of electric vehicles and hybrid electric vehicles without using the bulky inductors and utilizing Selective Harmonic Elimination (SHE) as modulation strategy for the control of the inverter output. For achieving low input current distortion and high power factor with low switching frequency of 1kHz and without using bulky LC filters, Ooi et al. [33] have presented two new 5-level multiple pole AC/DC/AC converter topologies with front end unidirectional and bidirectional rectifiers with small total component count. Both types of topologies are controlled using LS-PWM control scheme.
Thus, even after so much study on the various aspects of the multilevel inverters, researchers are continuing their efforts to develop new MLI topologies to best suit some particular application. In spite of many advantages of MLIs, their application in terms of number of output levels is still a limiting factor for the MLIs due to many factors such as number of power semiconductor switches, number of DC sources, number of gate driver circuits, protection circuits, heat sinks and complex control strategy. These all factors add to complexity, cost and bulkiness of the inverter. In recent years, many authors have proposed many new topologies for synthesizing multilevel output for achieving the purpose of either reducing the number of controlled power semiconductor device count or individual DC source requirements or reducing the number of the gate drive circuits [21] , [30] , [35] - [66] . The new topologies presented till year 2013, have already been comprehensively reviewed in [34] . After that many newer efficient topologies have come into existence which are further reducing the number of switch count, gate driver circuits and independent DC sources. This paper aims to present a review of such topologies with exclusive purpose of reducing the power switch count and DC sources requirement. These topologies have been analyzed on various parameters as defined in Section II of this article.
The paper is organized as follows. In Section II, a brief description of terminologies and assessment parameters is given on which the new topologies are analyzed. In Section III, some of the recently proposed new MLI topologies are discussed and commented based on assessment parameters. In Section IV, discussion and comparison of the new topologies is presented and Section V concludes the paper.
II. TERMINOLOGY AND ASSESSMENT PARAMETERS FOR MLI TOPOLOGIES A. DIFFERENT TERMINOLOGIES
In order to review/ discuss articles, following assessment parameters have been defined [34] .
1) TOTAL VOLTAGE BLOCKING CAPABILITY
'Total voltage blocking capability' is defined as the sum of total voltage blocking capability of all its power switches [21] . For example, if a topology comprises three switches of rating Vdc and four switches rated at 2Vdc, then 2V dc , then the total voltage blocking capability would be 11V dc . [(3 * V dc )+ (4 * 2V dc ) = 11V dc ]
2) REDUCED SWITCH COUNT MULTILEVEL INVERTER TOPOLOGIES
Topologies: Reduced Switch Count MLI topologies are the topologies which claim to have reduced number of controlled switching power devices for the specified levels of phase voltage as compared to conventional topologies.
3) SYMMETRICAL AND ASYMMETRICAL CONFIGURATION OF SOURCES
When all the voltage sources used in the MLI topology are equal in voltage magnitude, the configuration is called as 'Symmetrical Configuration' otherwise; it is called as 'Asymmetrical Configuration' [36] . There are many asymmetrical configurations as proposed by various researchers which are employed to synthesize more number of output levels with same power switch count. Some of the popular asymmetrical configurationsis are binary and trinary. In binary, the magnitude of source voltage remains in Geometric Progression of 2 n i.e. V dc , 2V dc , 4V dc , 8V dc and so on, whereas in trinary, it is in Geometric Progression of 3 n i.e. V dc , 3V dc , 9V dc , 27V dc and so on.
4) LEVEL GENERATOR AND POLARITY GENERATOR
MLI generates stepped waveform with both negative and positive polarities for each half cycle respectively. Few topologies synthesize both polarities per level by additive and/or subtractive combination of itsinput source voltages but some topologies use a switch circuit called as 'Level Generator' to synthesize multiple levels and an H-bridge to convert the single polarity waveform generated by the level generator into a bipolar waveform for the AC load. The H-bridge is known as 'polarity generator'. Switches used in polarity generator (H-bridge) are of high power rating equal to the operating voltage of the MLI.
5) EVEN POWER DISTRIBUTION
When an MLI consists of multiple power sources and if each input source contributes equal power to the load then the power distribution among the sources is said to be 'even'. It is also called as 'charge balance control' or 'equal load sharing' [38] . Even power distribution can't be achieved in all topologies but is a feature of control only when the topology permits so. The control algorithm is designed such that the average current drawn through each source remains equal thereby making average power even to all sources, but it is only possible if each power source contributes towards all output level once in a given number of cycle. For example, if a seven-level MLI topology consists of three symmetrical voltage sources V dc1 , V dc2 , V dc3 of equal magnitude, in that case, power would be evenly distributed among each source if all the combination shown in Table- 1 are achievable.
6) FUNDAMENTAL FREQUENCY SWITCHING
Switching losses across any switch in a converter are proportional to current through it, voltage across it and switching frequency [35] - [37] . Switching losses are generally higher than the conduction losses. It is preferred to operate higher power rating switches at a lower frequency or at fundamental power frequency (one transition per level per cycle) if possible without compromising the quality of output waveform. Also, if different switches with various voltage and power ratings are used in any topology then the control scheme should be designed such that switches with higher ratings operate at comparatively lower frequency comparedas compared to the switches with a lower rating in order to distribute the switching losses equally among all the switches.
Following additional assessment parameters have been defined for comprehensive review.
7) PASSIVE COMPONENT COUNTS
Most of the modern proposed MLI topologies consist of power switches and diodes but few also require passive component such as capacitors. Generally, use of passive component poses some problems in the dynamic behavior of MLI due to their inherent transient properties. Also, use of capacitors requires additional control circuitry for their voltage balancing.
8) MODULARITY
MLI consists of a particular number of DC power sources, power switches and other components like diodes, capacitors, etc. for a defined number of levels in the output waveform. But the beauty of MLI is that the number of levels in the output waveform can be extended further by cascading a smallest possible circuit called as 'Module' or 'basic cell'. Each topology has its own module structure. Any number of modules can be cascaded to extend the number of levels in the output waveform, called as 'Modularity of MLI'. For example, if the basic cell of any topology can synthesize 3-level, then for synthesizing 9-level in output phase voltage, 4 such basic cells are needed to be cascaded. One of the biggest advantage of modularity is that fault tolerant operation of the MLI is also possible by the use of suitable control algorithm.
B. ASSESSMENT PARAMETERS FOR MLI
Virtue of any proposed topology can be primarily evaluated based on its application for which it is designed, but in this paper, general criteria considered for the evaluation of proposed topologies are: Different aspects of MLI depend on these parameters. For example, the parameters (i) & (ii) affect reliability of the topology and the cost of inverter, efficiency is influenced by parameters (i), (ii) & (v), the performance, control complexity and application of inverter are functions of parameters (iii), (iv), (vi) and (vii), whereas parameters (i) and (iv) are governing the number of redundant states and capability of fault tolerant operation. In addition, the parameter (vii) influences the dynamic response of the inverter.
III. REVIEW OF NEW PROPOSED MULTILEVEL TOPOLOGIES
In this section, different new proposed MLI topologies with reduced device count are reviewed and discussed on the basis of parameters mentioned in the Section II. All the topologies are illustrated with its proposed construction and module structure assuming four DC input sources. They are shown in their single-phase form as three phase structure is similar to that of three single phase structures with switching scheme 120 • apart for each phase and also comparison is carried out in terms of single-phase implementation. Valid switching states for the same are also tabulated. The typical multilevel output voltage waveform generated by each multilevel inverter is shown in Figure 1 for reference purpose. Each multilevel topology reviewed in this paper will generate the same output voltage waveform i.e. staircase waveform. The levels may differ according to the topology, but the waveform shape will remain the same. As the previously developed multilevel topologies [21] , [30] , [35] - [48] have already been reviewed in [34] , in this article, only recently developed new topologies [21] , [49] - [66] have been chosen for review.
A. REDUCED VARIETY OF DC VOLTAGE SOURCES BASED CASCADED MULTILEVEL INVERTER (RVDC-CMLI)
Bahravar et al. [49] proposed a new multilevel inverter topology referred as 'Reduced Variety of DC Voltage Sources based cascaded multilevel Inverter (RVDC-CMLI)'. The proposed cascaded MLI comprised of series connection of proposed basic cell. Each basic cell or module is made up of two dc symmetrical voltage sources, two unidirectionalblocking -bidirectional -conducting power switches, and an H-bridge. Each cell has its own separate 'level generator' and 'polarity generator'. The proposed topology is highly modular in nature and number of DC levels in output can be extended by cascading more modules. Proposed 9-level MLI structure with four input DC sources is shown in Figure 2 .
It can be seen from the Figure 2 that no passive components are used in this topology. Only components used are voltage sources, diodes and power Switches. Each power switch of polarity generator in module must possess a minimum voltage blocking capability equals to the sum of both sources used in that module i.e. (V 1.1 + V 1.2 ) for switches T 1.1 , T 1.2 , T 1.3 , T 1.4 and (V 2.1 + V 2.2 ) for switches T 2.1 , T 2.2 , T 2.3 , T 2.4 . Thus, these switches are rated higher as compared to the switches used in level generator of that module, but these switches can be operated at fundamental switching frequency, therefore, fundamental frequency switching is possible for this topology. Also, the voltage blocking capability required for the highest rating switches i.e. polarity generator switches, is just the sum of sources used in that module but not the sum of all used sources, therefore, voltage blocking capability required for this topology is quite less as compared to other topologies. Valid switching combinations that can be achieved to obtain various DC levels in RVDC-CMLI are tabulated in Table 2 .
For a symmetrical source configuration i.e. V 1.1 = V 1.2 = V 2.1 = V 2.2 = V dc , it can be observed that all voltage levels i.e. ± (V dc , 2V dc , 3V dc , 4V dc ) can be synthesized using multiple redundant states, and therefore, even power sharing among cells is possible. The proposed cascaded multilevel inverter can work for both symmetrical and asymmetrical configuration of sources. Various asymmetrical configurations are also proposed in the literature of this topology, i.e. sources in the different modules can either be in the ratio of 1:2:4:8. . . or 1:4:16. . . or 1:5:25. . . with the condition that sources in same module must be of same magnitude. In symmetric condition, proposed topology utilizes less number of switches in comparison with the conventional symmetric multilevel inverter. In addition, in asymmetric condition, the variety of magnitude of dc voltage sources is less than the conventional ones.
B. DEVELOPED H-BRIDGE TOPOLOGY
Babaei et al. [50] have proposed a new topology, 'Developed H-Bridge 'for multilevel Inverter. In this topology the inherent advantage of H-bridge is utilized along with asymmetrical sources which are arranged both sides of the H-bridge for synthesis of multiple levels at the output. Proposed topology with four DC sources is shown in Figure 3 . This topology consists of DC voltage sources and unidirectional -blockingbidirectional -conducting power switches arranged around an H-bridge. There is no separate level and polarity generator i.e. whole structure serves as one unit and also no passive component is needed for this topology. The above proposed topology is not modular in nature as to increase the number of levels same structure cannot be repeated but it requires a sources of different magnitudes and switches of different voltage ratings. This topology significantly reduces number of power switches compared to conventional CHB topologies for same voltage level in output but at the same time they increase the voltage blocking of different switches manifold due to high asymmetry in the voltage sources [50] .
It can be seen from the Figure 3 that all the switches should be rated at different voltage value i.e. V R1 for S R1 
All possible switching states for this topology for 25-levels are listed in Table 3 .
The switches S a and S b are the highest voltage rated switches and can be operated at fundamental frequency due to topology's ability to synthesize 'zero' level at the output, therefore, fundamental frequency switching is possible for this topology. It is also noticed that the topology is not suitable for symmetrical source configuration not even for binary and trinary configuration. Authors have proposed a new asymmetrical configuration for this topology i.e. V Lj = 5 j−1 &V Rj = 2 * 5 j−1 where j is number of sources that can be added to each side outwardly with two unidirectional switches per source and R & L denotes right and left respectively. Also, all additive and subtractive combination of sources cannot be synthesized causing uneven power distribution. It can be seen from the figure 4 that each switch in level generator i.e. S 1 , P 1 , B 1 , Z 1 , S 2 , P 2 , B 2 , Z 2 , S 3 P 3 , B 3 , Z 3 , S 4 , P 4 , B 4 & Z 4 must have minimum voltage blocking capability equals to the magnitude of source voltage in basic cell of that switch while switches in polarity generator i.e. T 1 , T 2 , T 3 , T 4 must have minimum voltage blocking capability equals to twice the sum of voltages of all sources used i.e. 2(V 1 + V 2 + V 3 + V 4 ). All valid switching combinations that can be obtained are tabulated in Table 4 .
This topology can be operated at fundamental switching frequency. For a symmetrical source configuration, it can be observed that all voltage levels (V dc , 2V dc , 3V dc , 4V dc ) can be synthesized by the combination of all input sources, hence, equal power sharing among cells can be achieved by suitable control scheme. This topology is suitable for both symmetrical and asymmetrical source configuration. The authors have proposed two asymmetric configuration of sources with additional switch and diode requirement per cell. The authors have also proposed another topology with little modification in basic module. Instead of using single H-bridge for inverting the polarity of output voltage and cascading only capacitor based modules, the authors have put H-bridge with each of the capacitor based modules and then cascaded them. This second topology increases the switch count as compared to first, but reduces the stress of the devices in H-bridge.
D. DEVELOPED CASCADED CELL (DCC) BASED MLI
The new multilevel topology has been proposed by Babaei et. al. [52] and named as 'Developed Cascaded Cell based Multilevel Inverter'. Structure of proposed topology with four DC sources and 9-levels is show in Figure 5 . The structure comprises of cascaded basic cells for different level generation and an H-Bridge for changing polarity. The proposed topology is modular in nature and thus to increase the number of levels, basic module, as shown in Figure 5 , can be cascaded. Each basic module consists of three isolated DC sources and five unidirectional -blocking -bidirectionalconducting power switches. No passive component is used in this topology. Proposed topology has separate 'levelgenerator comprising of all voltage sources (V 1' , V 1 , V 2 , V 3 ) and switches across it (S 1' , S 2' , S 1 , S 2 , S 3 , S 4 , & S 5 ) and 'polarity-generator' consists of four power switches (T 1 , T 2 , T 3 , T 4 ) of H-bridge. Compared to conventional cascaded H-bridge, this topology has significantly reduced the switch count and driver circuits as well for the same voltage level in output.
For symmetrical source configuration, it can be easily noticed from the Figure 4that all switches in level generator are having different voltage ratings, such as, S 1' , S 2' , S 2 , S 4 should have a voltage rating of V DC , whereas switches S 1 and S 3 should have voltage rating of 1.5 * V DC and Switch S 5 needs to block 3 * V DC . Power switches in polarity generator T 1 , T 2 , T 3 and T 4 must have minimum voltage blocking capability equals to the sum of voltages of all sources (V 1' + V 1 + V 2 + V 3 ) i.e. 4V DC . All possible switching states for this topology are listed in Table 5 .
Fundamental frequency switching is possible in this topology due to ability of synthesizing 'zero' level by the level generation circuit. Apart from symmetrical source configuration, authors have also proposed three different asymmetrical source configurations for this topology [52] although they are little complex in calculation and implementation. It is also observed that each voltage level cannot be synthesized using combination of all voltage sources therefore equal power distribution can also not be implemented in this topology. 
E. CASCADED POWER CIRCUIT CELL (CPCC) BASED MLI
This topology is presented by Arash Khoshkbar Sadigh et. al. and called as 'Cascaded Power Circuit cell based Multilevel Inverter' [53] . Proposed structure with four sources is shown in Figure 6 . The structure is proposed for asymmetrical configuration of sources. Each modular cell of the proposed topology consists of two DC sources and six unidirectionalblocking -bidirectional -conducting power switches but this modular cell can also be extended by cascading more sub-cell where each sub-cell comprises of a DC source and two unidirectional switches. Passive component as well as separate 'level-generator' and 'polarity-generator' is not required for this topology. Compared to conventional cascaded H-bridge, there is a significant reduction in the switch and driver circuit count especially high power rated switch count leading cost reduction. It can be seen from the figure 6 that all the switches utilized in a power circuit cell should be rated at different voltage value i.e. max of (V n.1 or V n.2 ) for S 1.1' & S 1.2' and (V n.1 + V n.2 ) for S n.1 , S n.2 , J n & J n' . Fundamental frequency switching is not applicable for this topology because of highly asymmetric configuration as proposed by the authors. All possible switching states for this topology for 25-levels are listed in Table 6 .
Equal power sharing cannot be achieved in this topology due to asymmetric configuration of the sources. The authors have suggested to utilize asymmetrical configuration as V 1.1 = V 1.2 = V DC and V 2.1 = V 2.2 = 5V DC . Author have also suggested to utilize GTO instead of IGBT for J n and J n' for high frequency operation.
A symmetrical configuration cascaded cell configuration (SCM) with three DC sources, four unidirectional and two bidirectional switches per module has also been proposed in this configuration. Table 7 .
All voltage levels cannot be synthesized for a symmetrical source configuration by the combination of all input sources, hence, equal power sharing cannot be achieved. This topology is suitable for symmetrical source configuration but not for asymmetrical source configuration.
G. HYBRID TOPOLOGY BASED MULTILEVEL INVERTER
Gautam et al. [55] have proposed a 'Hybrid Topology based Multilevel Inverter'. Proposed structure with four DC voltage sources for 13-levels is shown in Figure 8 . The proposed topology consists of unidirectional -blocking -bidirectional -conducting switches (S It can be seen from the Figure 8 that all switches utilized in a power circuit cell should be rated at different voltage value i.e. V n.1 for S A & S B and maximum of (2V n.1 or 2V n.2 ) for S n.1 , S n.2 , S n.3, S n4 , S n5 & S n.6 . Since zero level can be synthesized, therefore, fundamental frequency switching is applicable for the topology. All possible switching states for this topology are listed in Table 8 .
For a symmetrical source configuration, it can be observed that many redundant states are present for synthesizing any voltage level, therefore equal power sharing among cells is possible. This topology is suitable for both symmetrical and asymmetrical source configuration but only for binary asymmetrical source configuration is applicable. The authors have also proposed a modified topology in the same literature in which to increase the number of output levels, instead of cascading the whole module, the auxiliary circuit consisting of capacitor and bidirectional switch has been repeated which forms a potential divider to the source VDC. This has been done for the low power applications requiring less number of switches and diodes.
H. HIGHLY EFFICIENT & RELIABLE CONFIGURATION BASED CASCADED MLI (HERC-CMLI)
Jain and Sonti [56] have presented a new cascaded multilevel inverter topology referred as 'Highly Efficient & Reliable configuration based cascaded multilevel Inverter (HERC-CMLI)'. The proposed topology comprised of series connection of basic module as shown in Figure 9 and two power switches connected parallel to the load. The purpose of these two switches is to provide freewheeling path to the inductor current during turn-off period of the switching cycle. Each proposed basic module consists of two dc voltage sources, two unidirectional -blocking -bidirectional -conducting power switches, and an H-bridge. Each module is capable of generating bipolar multiple levels. Number of levels in output can be extended by cascading more modules in the basic structure. VOLUME 8, 2020 It can be noticed that no passive component is used in this topology. Only components used are voltage sources and power Switches. Each power switch of polarity generator in module must possess a minimum voltage blocking capability equals to the sum of both sources used in that module i.e. (V 1.1 + V 1.2 ) for switches (T 1.1 , T 1.2 , T 1.3 , T 1.4 ) and (V 2.1 + V 2.2 ) for switches (T 2.1 , T 2.2 , T 2.3 , T 2.4 ) Valid switching combinations that can be achieved to obtain various DC levels in HERC-CMLI for 9-levels are tabulated in Table 9 .
For a symmetrical source configuration i.e. V 1.1 = V 1.2 = V 2.1 = V 2.2 = V dc , since the multiple redundant states are present, hence even power sharing among cells is possible. The proposed topology can be operated at high frequency switching with reduced switching losses as compared to other topologies and thus can be operated at high switching frequencies. Authors have not commented about the possibility of asymmetrical operation of the proposed topology. Also, the proposed topology utilizes less number of switches in comparison with the conventional symmetric CHB-MLI. Authors have proposed this topology especially for the purpose of solar PV application with minimization of leakage current in transformerless MLI-PV system. [57] . Proposed MLI topology with four voltage level is shown in Figure 10 . The proposed topology comprised of one half bridge comprised of two switches S 1 and S 2 and a voltage source V DC and other half bridge with switches S 3 , S 4 and a capacitor V c1 . The other half bridge with capacitor is a modular structure required for increasing the number of levels as shown in Figure 10 . The switches used are unidirectional -blocking -bidirectional -conducting power switches.
Capacitor is used as a passive component in the topology and the capacitor voltage required is equal to V DC /2. Compared to conventional NPC inverter topology, this topology has significantly reduced switch count and driver circuits as well for the same voltage level in output.
The authors have proposed working of the inverter in two modes, in which for mode I, the maximum obtainable voltage level is V DC /2 whereas for mode II, it is V DC , and thus the voltage stress across switches is V DC /2 for mode I as compared to V DC for mode II. In mode I, capacitor charge is balanced automatically while mode II needs a control strategy to balance the change on capacitor. All possible switching states for the topology for 9-levels are tabulated in Table 10 .
The proposed topology cannot be operated for fundamental switching scheme. The main application of this proposed topology is to completely eliminate the common-mode leakage current in solar PV application by connecting the grid neutral point directly to PV negative terminal along with multiple levels in the output to ensure low filtering requirements at the output. Authors have also given the calculation for estimating the module capacitance.
J. SINGLE SOURCE SWITCHED CAPACITOR MLI
Taghvaie et al. [58] have proposed a 'Single Source Switched Capacitor (SSSC) Multilevel Inverter' topology with selfbalancing. An important feature of the proposed topology is that it is using only one DC voltage source for the multilevel output voltage synthesis. Proposed structure for 9-level is shown in Figure 11 . The proposed topology consists of unidirectional -blocking -bidirectional -conducting switches, unidirectional -blocking -unidirectional -conducting switches, capacitors and a single voltage source. The proposed inverter has a modular structure and has ability of capacitor's voltage self-balancing, hence it does not require any capacitor voltage balancing loop and thus reducing the control complexity. H-bridge inverter is not used in the proposed inverter and all power switches are required to tolerate a voltage stress equal to the amount of input dc source, hence, there is a remarkable decrease in total standing voltage of inverter and the voltage rating of the switch. Also, there is a significant decrease in number of DC voltage sources (only one DC source is used) as compared to conventional CMLI topology. The proposed topology cannot be operated at fundamental switching frequency because of capacitor dynamics. As voltage source V DC charges all the capacitors in the structure therefore all voltage level will be same and equals to V DC i.e. Symmetrical configuration of input DC levels (V DC = V C1 = V C2 = V C3 ). All useful switching states for this topology for 9-levels are listed in Table 11 .
For a symmetrical source configuration, equal power sharing among the source and capacitor can be achieved. Another advantage of the proposed topology is that it can be operated for high frequency applications also without compromising the performance of the inverter.
K. SYMMETRIC-ASYMMETRIC DC SOURCES BASED MLI (SADC-MLI)
The topology is introduced by Maysam Saeedian et. al. and called as 'Symmetric Asymmetric DC sources based Multilevel Inverter' [59] . Proposed structure with four asymmetrical sources is shown in Figure 12 . The presented topology structure shown in Figure 12 is also the module needed to be cascaded for increasing the output levels. Each module consists of its own four asymmetrical DC sources, eight unidirectional -blocking -bidirectional -conducting power switches and two four quadrant power switches. The proposed topology does not require any passive component and also there is no need of an H-bridge inverter as the topology is capable of producing negative voltage levels also and hence switches with lower voltage ratings can be used. The proposed structure is modular in nature and thus series connection of the proposed structure results in more voltage levels utilizing fewer number of power switches, gate driver circuits, power diodes and DC voltage sources.
It can be seen from the Figure 12 that all switches utilized in the proposed structure should be rated at different voltage value. For example, switches (S L1 , S L3 , S a , and S b ) should block a voltage of 2V L1 (for V L1 = V L2 ), whereas switches (S R1 , S R3 , S c and S d ) should block a voltage of 2V R1 (for V R1 = V R2 ) and for switches S L2 and S R2 , the voltage rating should be V L1 and V R1 respectively. The proposed topology can be operated at fundamental switching frequency. All possible switching states for this topology are listed in Table 12 .
This topology is suitable for both symmetrical and asymmetrical source configuration but all voltage sources in left side should be equal in magnitude and all voltage sources in right side should be equal in magnitude i.e. V L1 = V L2 & V R1 = V R2 . Authors have proposed two asymmetrical source configurations for this topology. Firstly, they suggested to utilize V Li = V DC & V Ri = 5V DC fixed configuration and secondly V Li = 25 i−1 V DC & V Ri = 5V Li where 'i' is the number of modules in series.
L. NOVEL MULTILEVEL INVERTER

Cheng-Han Hsieh et. al. presented a 'Novel Multilevel
Inverter' topology [60] . One module of the proposed topology is shown in Figure 13 . The proposed topology comprises of separate level generator and polarity generator. Thus, this topology requires an H-bridge inverter for inverting the polarity of the level generator module. Level generator consists of an input DC source, three potential dividing capacitors of equal value, diodes and unidirectional -blocking -bidirectional -conducting power switches (S 1 , S 2 , S 3 and S 4 ) whereas polarity generator consists of four unidirectionalblocking -bidirectional -conducting switches (T 1 , T 2 , T 3 and T 4 ). Since this topology requires capacitor for dividing the potential of the DC bus, thus, this topology requires an additional control circuitry for the charge balance of the capacitors. For voltage balancing of the capacitors, a resonant switched capacitor converter (RSCC) is being used. The number of levels in the proposed topology can be increased simply by cascading its basic module and thus utilizing its modularity feature. The proposed topology significantly reduces the variety of DC source, switches and driver circuit count compared to conventional CHB topology for same voltage level in output.
It can be seen from the Figure 12that bidirectional switches T 1 , T 2 , T 3 and T 4 must have minimum voltage blocking capability equals V DC and are the highest rating switches. All valid switching states for this topology for 7-levels are listed in Table 13 .
It can be seen from the table that all voltage levels cannot be generated by combining all available sources, therefore, even power distribution is not possible for this topology. The authors have proposed this topology for the application of solar PV standalone system.
M. CROSS CONNECTED SOURCE-BASED MULTILEVEL INVERTER
Rekha Agarwal et. al. presented a 'cross connected source-based multilevel inverter (CCS-MLI) topology' [61] . The proposed MLI has been evolved from the existing CCS-MLI topology [62] , [63] with reduction in the number of DC sources, power semiconductor switches, diodes, driver circuits and complexity. Proposed topology with expansion module is shown in Figure 14 . The basic structure of the proposed topology has eight switches (six unidirectional and one bi-directional having two switches in common emitter configuration), two independent DC voltage sources, and one voltage divider with two series capacitors. The purpose of using voltage divider is to reduce the independent DC source count and to maintain natural balancing of voltage across capacitors. This basic structure can be expanded using expansion module which consists of a capacitor and a bidirectional switch as shown in Figure 14 . Proposed topology doesn't need any separate 'level-generator' and 'polarity-generator' due to its ability to generate bipolar levels in the output. Compared to conventional inverter topologies, this topology has significantly reduced the variety of voltage sources, switch count and driver circuits for the same voltage level in output.
It can be seen from the Figure 14 that switches utilized in the structure must have different minimum voltage blocking capability, such as S 1 and S 4 should block V c1 and V c2 respectively, whereas switches (S 5 and S 6 ) and (S 7 and S 8 ) should block V 1 and V 2 respectively. All possible switching states for the topology are tabulated in Table 14 .
Since many redundant states are not possible for the proposed structure, therefore, even power distribution among the sources is not possible for this topology. The authors have proposed that for operation of this topology under low/medium grid, the levels of inverter can be increased by series connection of the expansion unit (in check box) of Figure 14 but for high voltage grid, the levels should be increased by series connection of the basic structure of the topology without expansion unit in Figure 14 . This topology is applicable for both symmetrical and asymmetrical input DC level combinations and in asymmetrical configuration, two configurations are proposed. One is
The proposed topology is switched at fundamental frequency with main application of interconnection of solar PV system with grid with low THD in output voltage.
N. STAIRCASE CASCADED MULTILEVEL INVERTER
This new topology was introduced by Hosein Samsami et. al. and named as 'Staircase cascaded Multilevel Inverter' [64] . The proposed structure has modified the topology structure presented in [21] by converting two bidirectional switches with two IGBTs and two diodes to bidirectional switch with one IGBT and one diode in its basic structure module and thus reducing the number of IGBTs and diodes for the new proposed basic structure for 7-level output. Proposed topology with four DC sources is shown in Figure 15 . The proposed topology structure needs a separate level generator and polarity generator. The polarity generation is achieved by utilizing the H-bridge. This proposed structure can be expanded both modularly and by cascading. To expand it modularly the bidirectional switch with two IGBTs with a DC source adjacent to it needs to be added in Figure 15 and to expand it by cascading for high voltage application, the basic module with modular expansion and H-bridge of Figure 14 can be cascaded as a single basic expansion structure. Since the second type of cascading method, each unit generates all of the levels in each level of the previous unit, this method is also termed as 'staircase cascaded' and thus this proposed inverter is termed as staircase cascaded MLI. No passive component is needed for this topology. The topology requires same number of DC input sources as in conventional CHB topology but required switch count is significantly reduced for a particular number of level in output waveform.
It can be observed from the Figure 15 that switches in level generator (S 1 , S 2 , S 3 & S 4 ) should have different voltage rating and have minimum voltage blocking capability equivalent to DC voltage sources connected in that section whereas switches in polarity generator (T 1 , T 2 , T 3 and T 4 ) must have minimum voltage blocking capability equals to the sum of voltage of all sources (V 1 + V 2 + V 3 + V 4 ). All achievable switching states for the topology for 9-levels are tabulated in Table 15 .
Polarity of all the generated levels can be altered by polarity generator switches, i.e. switch ON T 1 using switches in polarity generator i.e. switching T 1 & T 3 or T 2 & T 4 ON. The proposed topology can be switched at fundamental switching frequency but equal distribution of power among sources is not possible. In fact, the authors have given the mathematical expression for the power distribution ratio among different sources for different modulation indices and for both symmetrical and asymmetrical configurations of the sources.
O. REDUCED SWITCH BASED CHB-MLI
This new topology for multilevel inverter is proposed by Maalmarugan Jayabalan et. al. [65] . The proposed topology connects the isolated DC voltage sources in additive polarity with a bidirectional switch to both sides of an H-bridge inverter. The proposed topology with four input DC voltage sources is shown in Figure 16 . In this topology the level generation part is achieved using series connection of DC voltage sources (V 1 and V 2 ) while polarity generation is achieved using an H-bridge. The authors have proposed that the bidirectional switch in the proposed structure can be either common emitter configuration based two IGBTs as shown in Figure 16 or it can be a single IGBT with four diodes. The topology does not require any passive component for its operation. The proposed topology is modular and its modularity structure comprises of a separate DC voltage source and a bidirectional power switch. This topology utilizes less number of power switches compared to conventional CHB topologies for same voltage level in output. It can be seen from the Figure 16 that the minimum voltage blocking capability of all switches should be different. All the H-bridge switches (T 1 , T 2 , T 3 , T 4 , T A and T B ) are the highest rated switch and must have voltage blocking capability of sum of all sources in the structure, whereas all other bidirectional switches in the structure need to block only source voltage to which they are connected to. All possible switching states for 13-levels are listed in Table 16 .
The proposed topology structure is suitable for both symmetrical and asymmetrical configurations. For asymmetrical configurations, the voltage sources are in the ratio of 1:2. In this structure, there is no possibility of even power distribution among sources and thus the DC sources deliver unequal power.
P. CASCADED UNIT BASED MULTILEVEL INVERTER
The topology was presented by Odeh et al. [66] . The proposed topology with three voltage sources is shown in Figure 17 . In this topology, each module is made up of H-bridge and Half-bridge, two isolated equal DC sources, and a bidirectional auxiliary circuit. One leg of the H-bridge and the Half-bridge are cut and the corresponding terminals are connected to the both ends of an equal split DC source. The free ends of the Half-bridge are connected together to form a common output node of the inverter. The auxiliary circuit is inserted between the midpoint of the split DC sources and the common output node of inverter. The output point of the uncut leg of the H-bridge forms the remaining output node. Thus, these two output nodes are used for cascading this basic module. The auxiliary circuit is bidirectional, current steering circuit. Each module is capable of generating nine-level in the output voltage. There is significant reduction in switch and driver circuit count.
Switches (T 1 , T 2 , T 5 , T 6 ) need to block a voltage of 2V DC , switches (T 3 , T 4 ) and switch S requires voltage rating of 4V DC and V DC , respectively. All possible switching states for this topology are listed in Table 17 . The proposed topology can be switched at fundamental frequency but equal power sharing among modules cannot be achieved. The authors have not commented on the asymmetrical operation capability of the given structure.
IV. DISCUSSION
Multilevel Inverters based on reduced device count, presented in above section, have been analysed for various assessment parameters and thus comments can be made on them based on qualitative and quantitative parameters. A summary of qualitative features of these reduce switch count MLIs is presented in Table 18 . From the Table 18 , it can be well observed that Developed H-Bridge MLI has lost its modularity structure but uses very few number of switches to synthesize high number of voltage levels at the output, whereas topologies such as RVDC-MLI, SCU-MLI, DCC-MLI are highly modular structures. It can also be observed that many MLI structures are proposed with capacitor replacing the active sources, such as Novel -MLI, SSSC-MLI, Cascaded Half-Bridge MLI and hybrid topology MLI. The good feature with these MLI is that they have reduced their active DC source count with the induction of capacitors but problem associated is that either they require additional capacitor voltage balancing circuit or another control loop for capacitor balancing or have to be switched at high frequency to minimize capacitor voltage ripple. It can also be observed that many topologies require isolated DC sources which is especially helpful for integrating an MLI with renewable sources and electric vehicles/hybrid electric vehicles.
It can be observed from the Table 18 that with the attempt to reduce power semiconductor devices and number of sources, the number of redundant states of the switches have reduced and thus it leads to uneven distribution of load power among various symmetric sources and possibility of asymmetric configuration. Various topologies require separate level-generation and H-bride as polaritygeneration sections, nonetheless, requirement of high voltage blocking rating of the switch in the polarity generation circuit may restrict the application of MLI for medium and high voltage applications. Table 19 summarizes the quantitative features of reduced switch count MLIs in terms of number of controlled power semiconductor devices, number of DC sources, number of passive component (capacitor) count, highest switch rating for multilevel output and total standing voltage requirements. These quantitative features are summarized on single phase basis. It can be observed from the table that some topologies require switches of different power ratings while others require a mix of unidirectional and bidirectional switches, both of them pose difficulty in converter design. Some topologies have used capacitors as sources in place of active sources, which is a good attempt to reduce number of DC power supplies, but the use of capacitor poses dynamic issues in the MLI operation.
In order to choose a suitable topology for a particular application with keeping in view the cost, simplicity, modularity and efficiency, Table 18 combined with Table 19 can be helpful to determine its feasibility.
V. CONCLUSION
Due to great inherent advantages, multilevel inverters have gained immense popularity in academic research and industrial application for both low and high power applications. In this paper, a review of various new multilevel topologies with reduced device count is presented. Some of these topologies are meant for some specific application while others intend only to reduce the number of devices and/or sources with increase in output levels as compared to other presented reduced switch count MLIs. Based on review, it can be concluded that in attempt to reduce device and/or source count, various compromises are made with the basic advantages of MLI structure, such as, loss of modularity structure, manifold increase in voltage rating of the power switches, complex control strategies, problem of capacitor charge balance and capacitor voltage ripple, reduction in number of available redundant states, unequal power sharing among sources and requirement of highly asymmetric sources.
In this paper qualitative and quantitative summary of various new MLI topologies have also been discussed and a comparison is made.
